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High quality sub-10 nm high-k dielectrics are deposited on top of MoS2 and evaluated using a dual-
gate field effect transistor configuration. Comparison between top-gate HfO2 and an Al2O3/HfO2
bilayer shows significant improvement in device performance due to the insertion of the thin Al2O3
layer. The results show that the Al2O3 buffer layer improves the interface quality by effectively
reducing the net fixed positive oxide charge at the top-gate MoS2/high-k dielectric interface. Dual-
gate sweeping, where both the top-gate and the back-gate are swept simultaneously, provides signifi-
cant insight into the role of these oxide charges and improves overall device performance. Dual-gate
transistors encapsulated in an Al2O3 dielectric demonstrate a near-ideal subthreshold swing of
60 mV/dec and a high field effect mobility of 100 cm2/Vs. Published by AIP Publishing.
https://doi.org/10.1063/1.5027102
Transition metal dichalcogenides (TMDs) are being
intensely investigated due to their unique 2D properties that
can be utilized in low-power, high-mobility circuitry.1–5 For
semiconducting TMDs like MoS2, their integration with
ultrathin high-k dielectrics such as HfO2 and Al2O3 has
proven quite challenging due to the relatively inert TMD sur-
face.6,7 To achieve performance close to the current level
of CMOS technology, deposition of uniform, pin-hole free
sub-10 nm high-k dielectric films is necessary. Recent devel-
opments in surface functionalization have been used to dem-
onstrate deposition of ultrathin high-k dielectric films on
MoS2.
8–11 The deposition of high-k dielectrics on the top sur-
face of back-gate (BG) MoS2 FETs has been shown to signif-
icantly affect the ON and OFF current as well as create a VT
shift.12,13 There have also been multiple studies demonstrat-
ing a significant influence of the back-gate bias14–17 as well
as the choice of dielectrics.18,19 The use of a biasing method
known as dual-gate (DG) sweeping20,21 helps to further elu-
cidate the effects of oxide charges on device performance
and achieve overall better control of the MoS2 channel. In
this study, we compare the effects of HfO2 deposition to
Al2O3/HfO2 bilayer deposition on MoS2 in terms of device
performance and show how oxide charges play a role. Using
the dual-gate sweeping methodology, this work shows signif-
icant improvements in threshold voltage, subthreshold swing
(SS), mobility, and hysteresis, for the Al2O3/MoS2/Al2O3/
HfO2 gate stack compared to the Al2O3/MoS2/HfO2 gate
stack due to the reduction of net fixed positive oxide charge
at the top-gate MoS2/high-k dielectric interface. This results
in a near-ideal SS of 60 mV/dec, high field effect mobility
(lFE) values >100 cm
2/Vs, and an ION/IOFF of 106.
Atomic layer deposition (ALD) of Al2O3 (27 nm) at
250 C onto a pþþ Si wafer was used for back gate isolation.
On the opposite side of the Si wafer, Al was deposited for a
backside wafer contact followed by a 400 C forming gas
anneal to reduce oxide charge. The ALD Al2O3 then serves as
the “substrate” and back gate oxide for exfoliated multi-layer
MoS2 flakes.
18 Using photolithography, source/drain contacts
are defined on the transferred flakes (4–8 nm thickness) fol-
lowed by e-beam evaporation of Ti/Au contacts with a lift-off
process. The flakes also undergo a 5 s O2 plasma exposure
(“de-scum”) at 50 W to remove photoresist residue prior to
contact metal deposition on natural MoS2. Electrical back-gate
measurements are then performed followed by a 300 C UHV
anneal for 2 h to facilitate desorption of residual contami-
nants.22 Then, a 15 min in-situ, room-temperature UV-ozone
surface treatment with subsequent ALD of either HfO2(9 nm)




structures10,11 (Fig. S1). After high-k dielectric deposition,
back-gate electrical measurements are performed, followed by
photolithography of a Pd/Au top-gate for further sequential
device measurements. The structures are compared sequen-
tially using a back-gate (BG) sweep mode, a top-gate (TG)
sweep mode, and a dual-gate (DG) sweep mode for compari-
son of the device response. It is noted that no other post-metal
gate deposition anneals were conducted in this study.
Prior to any top-gate high-k dielectric deposition, back-
gate MoS2 FETs (p
þþSi/Al2O3/MoS2) were electrically char-
acterized in order to compare the I-V response before and
after the top-gate ALD process. The transfer curves shown in
Fig. 1(a) (left) compare the electrical response before and
after HfO2 deposition, where a significant increase in OFF
current, an increase in ON current, and a negative threshold
voltage shift (DVT) are observed. However, as seen in Fig.
1(a) (right), the deposition of the high-k dielectric bilayer
(Al2O3/HfO2), where the Al2O3 is deposited on MoS2 before
the HfO2 cap, results in a slight increase in both OFF and ON
currents as well as a positive threshold voltage shift (þDVT).
Previous studies that investigated the electrical response after
high-k dielectric deposition demonstrated that both HfO2 and
Al2O3 deposition result in a higher OFF current and a DVT,
but there was no inclusion of a UHV anneal to remove sur-
face contaminants nor was there a functionalization treatment
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like UV-ozone to ensure a pin-hole free film.12,13 A recent
study by Liu et al. demonstrated the same trends after Al2O3
deposition as this work with the inclusion of their own func-
tionalization treatment consisting of O2 plasma exposure
prior to ALD.8 Here, they demonstrated a slightly higher
OFF current and a þDVT, consistent with the results shown
in Fig. 1(a). This suggests that the inclusion of a functionali-
zation treatment is key for achieving enhanced device
performance.
After looking at the electrical characteristics of multiple
back-gate MoS2 FETs, several trends emerge. The OFF and
ON currents before and after high-k dielectric deposition in
Fig. 1(b) demonstrate a trend of a significantly higher OFF
current after HfO2 deposition, and a DVT is observed as
shown in Fig. 1(c). This suggests that there is significant fixed
positive oxide charge at the MoS2/HfO2 interface, which also
likely accounts for the increase in ON current since the posi-
tive oxide charge may be inducing a higher electron concen-
tration23 in the channel. It is also prudent not to rule out the
role of the UHV anneal and the ALD process on the contact
interface, which may result in a reduction of contact resis-
tance,24 also potentially contributing to the increase in ON
current. A potential mechanism behind the DVT may be
due to oxygen vacancies in the HfO2. Valsaraj et al.
25 pre-
sented theoretical and experimental studies which indicate
that a DVT after deposition of HfO2 on MoS2 is due to oxy-
gen vacancies in the HfO2 film. Other works have shown the
presence of positively charged oxygen vacancies from ALD
HfO2.
26–28 This positive charge results in a corresponding
electron density on MoS2, which can be considered as an
effective n-type doping of the MoS2 channel.
25 The trends
observed in Figs. 1(b) and 1(c) for the bilayer deposition
(with Al2O3 directly on the MoS2 top interface instead of
HfO2) show slight increases in OFF and ON currents as well
as a þDVT suggesting a significant reduction of fixed positive
oxide charge at the top-gate MoS2/high-k dielectric interface
or potentially the introduction of negative oxide charge due
to the insertion of the ultrathin Al2O3 layer between MoS2 and
HfO2. The latter has been demonstrated for Al2O3 deposited
by ALD on InGaAs29 and GaSb30 surfaces, where negative
charge at the Al2O3/III-V interface was found. Impedance
spectroscopy is needed to definitively determine the source of
the improvement in the I-V response after the introduction of
Al2O3 between MoS2 and HfO2.
31 Overall, fixed positive
oxide charge at the MoS2/HfO2 interface after high-k dielec-
tric deposition on MoS2 appears to result in poor device char-
acteristics, and the insertion of Al2O3 on MoS2 prior to HfO2
allows for significantly improved device performance for
the pþþSi/Al2O3/MoS2/Al2O3/HfO2 stack compared to the
pþþSi/Al2O3/MoS2/HfO2 stack [stacks shown in Fig. 1(d)].
After the high-k dielectric deposition and BG-only
device measurements, the top-gate metal electrode was
deposited and patterned and the DG FETs were then electri-
cally characterized using a BG sweep, a TG sweep, and our
DG sweep approach. The motivation behind the development
of the DG sweep stems from the extremely high OFF current
following HfO2 deposition, which, as reported previously,
32
often requires a high temperature anneal in order to remove
the fixed positive oxide charge and achieve adequate channel
depletion. Such annealing can have certain unwanted side-
effects such as formation of polycrystalline HfO2 or a reduc-
tion in ON current.33,34 Additionally, the common use of a
TG bias sweep with a fixed-BG bias—often employed with a
thick SiO2 back-gate dielectric in the literature—typically
results in VT shifts and major changes in the OFF/ON cur-
rents.14–16 By using multiple bias configurations, we are able
to deconvolute the impact of each interface and dielectric.
Starting with the Al2O3/MoS2/HfO2 stack, a comparison
can be made between a TG sweep with a fixed-BG bias and
a DG sweep on the same device. For the TG sweep with a
fixed-BG bias in Fig. 2(a) (left), there are changes in the
OFF and ON currents as well as VT shifts as the BG bias is
stepped from 5 V to 5 V for each TG sweep, similar to pre-
vious reports.15,16 While choosing a TG sweep at a 5 V BG
FIG. 1. (a) The transfer characteristics
of back gated MoS2 MOSFETS
(W¼ 15–20 lm and L¼ 4 lm) before
and after the HfO2 (left) and the
Al2O3/HfO2 bilayer (right) deposition
and (b) average ON and OFF currents
as well average ION/IOFF ratios for
multiple BG MoS2 FETs pre- and post-
high-k dielectric deposition. The high
OFF current after HfO2 deposition
indicates the introduction of fixed posi-
tive oxide charge resulting in an
actively conducting top channel. (c)
The threshold voltage shift (DVT) after
high-k dielectric deposition differs for
each gate stack with a negative DVT
for HfO2 and positive DVT for the
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bias provides a low OFF current, there is a sacrifice of an
order of magnitude in the ON current observed. The inverse
is true for a BG bias of þ5 V where there is not only a high
OFF current but also a high ON current. In order to achieve
the highest ON current and the lowest OFF current, a DG
sweep, which sweeps the BG and TG simultaneously (Fig.
S2) using the same voltage range and the same voltage step,
was investigated.
As shown in Fig. 2(a) (right), the DG sweep provides the
highest ON current and the lowest OFF current and a better
overall SS than any of the TG sweeps with a fixed-BG bias
[Fig. 2(a) (left)]. Furthermore, mobility is often extracted
using the transconductance (gm) of a transfer curve that con-
sists of a TG sweep with a fixed-BG bias.35,36 The behavior
of gm as a function of the fixed-BG bias in Fig. 2(b), along
with the position of the peak transconductance often used to
extract the peak mobility, demonstrates a reduction in gm
with any fixed-BG bias. This suggests that with a fixed-BG
bias, there is an underestimation of the mobility where a TG
sweep without any BG bias achieves the highest peak gm
value. Similar to a FinFET, the DG sweep configuration
allows for better overall control of the MoS2 channel and
does so without degrading gm nor the OFF and ON currents.
Using this electrical characterization methodology, the
role of oxide charge in DG MoS2 FET performance can be
further elucidated. As shown in Fig. 1(a) (left), the deposi-
tion of HfO2 on MoS2 results in an extremely high OFF cur-
rent which may completely be due to the introduction of
fixed positive oxide charge. In Fig. 2(c), a comparison of the
transfer curve before and after HfO2 deposition and the BG,
TG, and DG sweeping modes of the Al2O3/MoS2/HfO2 stack
are shown. In Fig. 2(c) (right), neither a BG sweep nor a TG
sweep can deplete the MoS2 channel to its original OFF state
prior to any top dielectric deposition. This suggests that the
introduction of fixed positive oxide charge induces the for-
mation of a secondary conduction channel at the top MoS2/
HfO2 interface as illustrated schematically in Fig. 2(d) where
neither a BG nor TG sweep can turn off the device. With a
DG sweep in Fig. 2(c) (right), the transfer curve shows full
gate modulation with the OFF current almost the same value
as prior to HfO2 deposition as shown in Fig. 2(c) (left). The
DG sweep is thus able to deplete “both” channels and turn
off the FET, suggesting that the high OFF current after HfO2
deposition is a phenomenon caused primarily by fixed posi-
tive oxide charge at the MoS2/HfO2 interface. Although a
DG sweep can neutralize the effects of the fixed positive
oxide charge, the transfer curve, with a VT of 3.7 V as well
as an SS of 200 mV/dec, still lacks the optimal perfor-
mance that is theoretically possible.
Introducing an ultrathin Al2O3 layer between MoS2 and
HfO2 may be able to buffer some of the effects of the fixed
positive oxide charge introduced by the HfO2 as there appears
to be minimal changes in OFF/ON currents and SS after the
Al2O3/HfO2 bilayer deposition (see Fig. 1). Comparing the
different sweeping modes for the Al2O3/MoS2/Al2O3/HfO2
stack in Fig. 3(a) shows significant improvement going from
BG sweep to TG sweep and then finally DG sweep where the
transfer curve “straightens out,” the OFF current decreases,
the ON current increases, and the SS becomes steeper. As
with the Al2O3/MoS2/HfO2 stack, the DG sweep shows the
best device characteristics due to better electrostatic control
over the MoS2 channel. As shown in Fig. 3(c), the DG sweep
for the Al2O3/MoS2/Al2O3/HfO2 gate stack demonstrates a
near-ideal SS of 60 mV/dec, an ION/IOFF of 106, and a lFE
of 100 cm2/Vs. Furthermore, the output characteristics in Fig.
3(b) show linearity and have a Y-Function-extracted37 contact
resistance (RC) of 1 kXlm, suggesting that reduction in RC
is necessary to prevent underestimation of the device mobil-
ity.38,39 The value of RC is sufficiently low that it does not
have an impact on the evaluated SS (see Fig. S5). Comparing
the DG sweeps of the two different gates stacks in Fig. 3(d),
the insertion of Al2O3 prior to HfO2 deposition improves
device performance on all fronts, specifically a more positive
VT, steeper SS, and smaller hysteresis. Moreover, there is a
FIG. 2. (a) Comparison between the
commonly used TG sweep with a
fixed-BG bias (left) and a DG sweep
(right) demonstrating the lowest OFF
current, the highest ON current, and a
better overall subthreshold swing than
any TG sweep with a BG bias. (b) The
extracted maximum transconductance
(gm) as a function of fixed-BG bias
indicates a reduction in gm due to a
fixed-BG bias which can lead to an
underestimation of mobility. (c) The
transfer curves before and after HfO2
deposition (left) along with the BG,
TG, and DG sweeps (right) indicate
the (d) formation of a secondary chan-
nel due to the introduction of fixed
positive oxide charge with only a DG
sweep being able to deplete both
channels.
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significant improvement in mobility20 (Fig. S3), which,
according to Ma and Jena, has to do with the surrounding
dielectric environment, among other factors.40 Previous stud-
ies have shown the influence of the back-gate dielectric on
top-gate performance, where changing the gate stacks from
HfO2/MoS2/HfO2 to SiO2/MoS2/HfO2 to Al2O3/MoS2/HfO2
improves the top-gate device performance, which is consis-
tent with Ma et al. predictions.18,19 The same consistency is
evident in this study, where there is significant improvement
in mobility going from Al2O3/MoS2/HfO2 to Al2O3/MoS2/
Al2O3. Further improvements in device performance are
dependent on impurity control and significant reductions in
RC. The encapsulation of MoS2 by high-k dielectrics to con-
trol the semiconductor/dielectric interface is also an aspect
that requires further study. It has been shown, for example,
that Al2O3 and HfO2 have different ability to inhibit uncon-
trolled surface oxidation for III-V semiconductors,22 and the
impact of such effects is anticipated to also play a role for
such TMD interfaces.
Comparison between top-gate HfO2 and Al2O3/HfO2
bilayer deposition in terms of DG MoS2 FET performance
demonstrates significant improvements due to the insertion
of the Al2O3 between MoS2 and HfO2. DG MoS2 FETs with
a top- and back- Al2O3 gate dielectric demonstrate a near-
ideal SS of 60 mV/dec, an ION/IOFF of 106, and a lFE of
100 cm2/Vs. These improvements resulting from the bilayer
gate oxide (Al2O3/HfO2) can be attributed to the reduction of
fixed positive oxide charge at the top-gate MoS2/high-k
dielectric interface as well as the use of a DG sweeping
mechanism. The DG sweeping, where both the BG and TG
are swept simultaneously, helps further elucidate the role of
oxide charge and, most significantly, provides better electro-
static control of the MoS2 channel. This study provides sig-
nificant insights into the influence of oxide charge on device
performance as well the use of dual-gate electrical character-
ization methodology in order to integrate ultrathin high-k
dielectrics with TMDs for future device applications.
See supplementary material for back-gate device struc-
ture schematic cross-sections, further details about dual-gate
sweeping methodology, dual-gate mobility extraction, details
about gate leakage after HfO2 deposition, and the impact of
contact resistance on evaluated subthreshold swing.
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